Details, datasheet, quote on part number: X28HC64PI-12
CategoryMemory => ROM => EEPROM => Parallel
Description64K High Speed CMOS EePROM (8K X 8)
CompanyXicor, Inc.
DatasheetDownload X28HC64PI-12 datasheet
Cross ref.Similar parts: CAT28C64BPI-12
Find where to buy


Features, Applications


70ns Access Time Simple Byte and Page Write --Single 5V Supply --No External High Voltages or VPP Control Circuits --Self-Timed --No Erase Before Write --No Complex Programming Algorithms --No Overerase Problem Low Power CMOS --40 mA Active Current Max. --200 A Standby Current Max. Fast Write Cycle Times --64 Byte Page Write Operation --Byte or Page Write Cycle: 2ms Typical --Complete Memory Rewrite: 0.25 sec. Typical --Effective Byte Write Cycle Time: 32s Typical Software Data Protection End of Write Detection --DATA Polling --Toggle Bit

High Reliability --Endurance: 1 Million Cycles --Data Retention: 100 Years JEDEC Approved Byte-Wide Pinout


The 8 E2PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable nonvolatile memories the a 5V only device. The X28HC64 features the JEDEC approved pinout for bytewide memories, compatible with industry standard RAMs. The X28HC64 supports a 64-byte page write operation, effectively providing a 32s/byte write cycle and enabling the entire memory to be typically written in 0.25 seconds. The X28HC64 also features DATA Polling and Toggle Bit Polling, two methods providing early end of write detection. In addition, the X28HC64 includes a user-optional software data protection mode that further enhances Xicor's hardware write protect capability. Xicor E2PROMs are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.

PIN DESCRIPTIONS Addresses (A0A12) The Address inputs select an 8-bit memory location during a read or write operation. Chip Enable (CE) The Chip Enable input must be LOW to enable all read/ write operations. When CE is HIGH, power consumption is reduced. Output Enable (OE) The Output Enable input controls the data output buffers and is used to initiate read operations. Data In/Data Out (I/O0I/O7) Data is written to or read from the X28HC64 through the I/O pins. Write Enable (WE) The Write Enable input controls the writing of data to the X28HC64. FUNCTIONAL DIAGRAM

PIN NAMES Symbol CE OE VCC VSS NC Description Address Inputs Data Input/Output Write Enable Chip Enable Output Enable +5V Ground No Connect


DEVICE OPERATION Read operations are initiated by both OE and CE LOW. The read operation is terminated by either or OE returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will in a high impedance state when either CE is HIGH. Write operations are initiated when both CE and WE are LOW and OE is HIGH. The X28HC64 supports both a CE and WE controlled write cycle. That is, the address is latched by the falling edge of either CE or WE, whichever occurs last. Similarly, the data is latched internally by the rising edge of either CE or WE, whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 2ms. Page Write Operation The page write feature of the X28HC64 allows the entire memory to be written in 0.25 seconds. Page write allows two to sixty-four bytes of data to be consecutively written to the X28HC64 prior to the commencement of the internal programming cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address (A6 through A12) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address. The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to sixty-three bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the WE HIGH to LOW transition, must begin within 100s of the falling edge of the preceding WE. If a subsequent WE HIGH to LOW transition is not detected within 100s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100s. Write Operation Status Bits The X28HC64 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1. Figure 1. Status Bit Assignment

DATA Polling (I/O7) The X28HC64 features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X28HC64, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O7 (i.e. write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O7 will reflect true data. Toggle Bit (I/O6) The X28HC64 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O6 will toggle from HIGH to LOW and LOW to HIGH on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.


Related products with the same datasheet
Some Part number from the same manufacture Xicor, Inc.
X28HC64PI-50 5 Volt, Byte Alterable E2PROM
X28HC64PI-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64PM-50 5 Volt, Byte Alterable E2PROM
X28HC64PM-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64PMB-50 5 Volt, Byte Alterable E2PROM
X28HC64PMB-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64S-50 5 Volt, Byte Alterable E2PROM
X28HC64S-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64SI-50 5 Volt, Byte Alterable E2PROM
X28HC64SI-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64SM-50 5 Volt, Byte Alterable E2PROM
X28HC64SM-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64SMB-50 5 Volt, Byte Alterable E2PROM
X28HC64SMB-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64T-50 5 Volt, Byte Alterable E2PROM
X28HC64T-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64TI-50 5 Volt, Byte Alterable E2PROM
X28HC64TI-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64TM-50 5 Volt, Byte Alterable E2PROM
X28HC64TM-70 64K High Speed CMOS EePROM (8K X 8)
X28HC64TMB-50 5 Volt, Byte Alterable E2PROM
0-C     D-L     M-R     S-Z