|
Details, datasheet, quote on part number:X9260TS24I-2.7
| |
Datasheet text preview:
APPLICATION NOTES AND DEVELOPMENT SYSTEM AVAILABLE
AN99 · AN115 · AN124 ·AN133 · AN134 · AN135
Dual Supply / Low Power / 256-tap / SPI bus
X9260
Dual Digitally-Controlled (XDCPTM) Potentiometers
FEATURES · DualTwo Separate Potentiometers · 256 resistor taps/pot0.4% resolution · SPI Serial Interface for write, read, and transfer operations of the potentiometer · Wiper Resistance, 100 typical @ V+ = 5V, V- = -5V · 4 Nonvolatile Data Registers for Each Potentiometer · Nonvolatile Storage of Multiple Wiper Positions · Power On Recall. Loads Saved Wiper Position on Power Up. · Standby Current < 5µA Max · VCC: 2.7V to 5.5V Operation · 50K, 100K versions of End to End Resistance · 100 yr. Data Retention · Endurance: 100,000 Data Changes per Bit per Register · 24-Lead SOIC, 24-Lead XBGA · Low Power CMOS · Power Supply VCC = 2.7V to 5.5V V+ = 2.7V to 5.5V V- = -2.7V to -5.5V DESCRIPTION The X9260 integrates 2 digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit. The digital controlled potentiometer is implemented using 255 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and a four nononvolatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default Data Register (DR0) to the WCR. The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.
FUNCTIONAL DIAGRAM
VCC V+ RH0 RH1
SPI Bus Interface
Address Data Status
Write Read Transfer Inc/Dec Bus Interface and Control Control
Power On Recall Wiper Counter Registers (WCR) Data Registers (DR0-DR3)
VSS
V-
RW0
RL0
RW1
RL1
50K or 100K versions
REV 1.1.2 11/10/00
www.xicor.com
Characteristics subject to change without notice.
1 of 25
X9260
DETAILED FUNCTIONAL DIAGRAM
RH0 RL0 RW0 VCC V+ Power On Recall HOLD CS SCK SO SI A0 A1 INTERFACE AND CONTROL CIRCUITRY 8 WP Data Power On Recall R0 R1 Wiper Counter Register (WCR) Resistor Array Pot 1 R0 R1 Wiper Counter Register (WCR) Pot 0
R2 R3
50K and 100K 256-taps
R2 R3
VSS
V-
RL1 RH1 RW1
CIRCUIT LEVEL APPLICATIONS · Vary the gain of a voltage amplifier · Provide programmable dc reference voltages for comparators and detectors · Control the volume in audio circuits · Trim out the offset voltage error in a voltage amplifier circuit · Set the output voltage of a voltage regulator · Trim the resistance in Wheatstone bridge circuits · Control the gain, characteristic frequency and Q-factor in filter circuits · Set the scale factor and zero point in sensor signal conditioning circuits · Vary the frequency and duty cycle of timer ICs · Vary the dc biasing of a pin diode attenuator in RF circuits · Provide a control variable (I, V, or R) in feedback circuits
SYSTEM LEVEL APPLICATIONS · Adjust the contrast in LCD displays · Control the power level of LED transmitters in communication systems · Set and regulate the DC biasing point in an RF power amplifier in wireless systems · Control the gain in audio and home entertainment systems · Provide the variable DC bias for tuners in RF wireless systems · Set the operating points in temperature control systems · Control the operating point for sensors in industrial systems · Trim offset and gain errors in artificial intelligent systems
REV 1.1.2 11/10/00
www.xicor.com
Characteristics subject to change without notice.
2 of 25
X9260
PIN CONFIGURATION
XBGA SOIC SO A0 NC NC NC V+ VCC RL0 RH0 RW0 CS WP 1 2 3 4 5 6 7 8 9 10 11 12 X9260 24 23 22 21 20 19 18 17 16 15 14 13 HOLD SCK NC NC NC VVSS RW1 RH1 RL1 A1 SI F Top ViewBumps Down E C D B A Not Available 1 2 3 4
PIN ASSIGNMENTS Pin (SOIC)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
REV 1.1.2 11/10/00
Pin (XBGA)
Symbol
SO A0 NC NC NC V+ VCC RL0 RH0 RW0 CS WP SI A1 RL1 RH1 RW1 VSS VNC NC NC SCK HOLD
Function
Serial Data Output for SPI bus Device Address for SPI bus. No Connect. No Connect. No Connect. Analog Supply Voltage (Positive) System Supply Voltage Low Terminal for Potentiometer 0. High Terminal for Potentiometer 0. Wiper Terminal for Potentiometer 0. Device Address for SPI bus. Hardware Write Protect Serial Data Input for SPI bus Device Address for SPI bus. Low Terminal for Potentiometer 1. High Terminal for Potentiometer 1. Wiper Terminal for Potentiometer 1. System Ground Analog Supply Voltage (Negative) No Connect No Connect No Connect Serial Clock for SPI bus Device select. Pause the SPI serial bus.
www.xicor.com
Characteristics subject to change without notice.
3 of 25
|
|
