|
Details, datasheet, quote on part number:MT90812APR
| |
| Part: | MT90812APR |
| Category: | Communication => Network => TSI (Time Slot Interchange) => TDM/TSI Switches, Specialized (H.100, Backplane In |
| Description: | Description = 64 X 64 Channels Multi-featured Integrated Digital Switch (IDX) With Conferencing, DTMF And FSK Tone Generation For Soho And PBX Systems ;; Package Type = PLCC ;; No. Of Pins = 68 |
| Company: | Zarlink Semiconductor |
| Datasheet: | Download MT90812APR datasheet File size : 841 kB |
| Request For quote: | Find where to buy MT90812APR
|
| |
Datasheet text preview:
MT90812
Integrated Digital Switch (IDX) Advance Information
Features
· · · · · · · 192 channel x 192 channel non-blocking switching 2 local bus streams @ 2Mb/s supports up to 64 channels In TDM mode, the expansion bus supports up to 128 channels at 8.192 Mb/s Rate conversion capability between local and expansion bus streams Integrate d conference bridge, supporting 15 parties over 5 bridges Integrate d PLL Frequenc y Shift Keying (FSK) 1200 baud transmitter, meeting Bell 202 or CCITT V.23 standards 32 channel dual tone generator, including 16 standard DTMF tones and tone ringer Expansio n bus in IDX Link mode, allows the interconnection of up to 4 IDX devices Program m a bl e per channel gain control from +3 to -27dB, increments of 1dB for output channels Super vis o r y signalling cadence detection capability HDLC resource allocator D-chann e l buffering of message information C-chann e l access for control and status registers Provides both variable and constant delay modes Parallel microprocessor port, compatible to Intel and Motorola and National CPU's Suppor ts both A-law or u-law operation Suppor ts both ST-BUS, GCI and HMVIP framing formats
DS5219 ISSUE 2 December 1999
Ordering Information MT90812AP 68 Pin PLCC MT90812AL 64 Pin MQFP -40 to +85°C
Description
By integrating key functions needed in voice telecom application, the Integrated Digital Switch (IDX) provides a solution-on-a-chip for key telephone systems, PBX applications or CTI designs. Figure 2 shows a typical configuration. The MT90812 provides non-blocking timeslot interchange capability for B, C and D channels, up to a maximum of 192 channels. It offers conference call capability for 15 parties over a maximum of 5 conference bridges. With its integrated PLL, the MT90812 provides the necessary clocks to support p e r i p h e ra l devices, such as codecs or interconnected IDX devices. Integrated into the IDX is the capability to detect supervisory signalling and to generate FSK 1200-baud signals. In addition, an i n t e gra t e d digital tone generator produces continuous dual tones, including standard DTMF. With its programmable gain control, the IDX allows users to use codecs without gain control and also centrally manage conference calls. To support both small and large switching platforms, a built-in expansion Bus allows the interconnection of up to 4 IDX devices or external components such as digital switches. When 4 IDX devices are interconnected, the array is capable of switching 256 channels (64x4), handling 60 conference parties (15x4) and generating additional tones including programmable ones. Other functions are also increased in this configuration. The functional block diagram is shown in Figure 1. An evaluation board, MEB90812, is available complete with software and a user manual, which demonstrates the layout of a typical application board and facilitates the use of the MT90812, and peripheral devices such as Zarlink's DNIC products.
· · · · · · · · · · ·
Applications
· · · Compute r Telephony Integration (CTI) Key Telephone Systems Pr ivate Branch Exchange (PBX) Systems
1
MT90812
Advance Information
STi0 STi1 EST1 M U X
Serial to Parallel Converter
Data Memory
Gain Control
Output Mux
Parallel to Serial Converter
STo0 STo1 EST0
Conference Connect Memory FSK and Tone Generation Energy Detect D-channel TX/RX Timing & Control PLL Ring Frequency R+ R-
HDLC Resource Allocator
HDLC Controller
CPU
Microprocessor Interface
Frame Pulses and Clocks
Figure 1 - Functional Block Diagram
C.O. Trunks
2B+D 2B+D 2B+D CODEC
2B+D 2B+D 2B+D 2B+D
2B+D Ports
Local
TDM Bus
2B+D 2B+D 2B+D 2B+D
2B+D Ports Analog Ports
...
Integrated Digital Switch - digital switch - conferencing - tone generation - energy detection CODEC
MPU Interface - D-channel - Chip control
System Expansion bus (TDM)
Fi gure 2 - System Blocks - Typical Configuration
2
Advance Information
MT90812
IC VBUF VSSA VDDA F4o C2o C4o C10o VSS3 R+ RRESET
NC C4i FPi OSCo C8P_C16i F8 C8 ODE EST1 EST0 DPER STo1 STo0 STi1 STi0 VSS2 NC
9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46
NC NC
RxCEN TxCEN
68 PIN PLCC
IC VDD VSS4 NC NC
45 26 44 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
REOP TEOP VSS1 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0 VSS5 NC
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
DS/RD R/W\WR
AS/ALE IM
CS
VSSA VDDA F4o C2o C4o C10o VSS3 R+ RRESET
IC VDD VSS4
52 53 54 55 56 57 58 59 60 60 62 63 64
51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 64 PIN MQFP 26 25 24 23 22 21 20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
VBUF IC C4i FPi OSCo C8P_C16i F8 C8 ODE EST1 EST0 DPER STo1 STo0 STi1 STi0 VSS2 NC NC
DTA
IRQ
RxCEN TxCEN
REOP TEOP VSS1 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0
NC A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
AS/ALE IM
DS/RD
Figure 3 - Pin Connections
R/W\WR
VSS5
CS
DTA
IRQ
3
|
|
