|
Details, datasheet, quote on part number:NJ88C22MA
| |
Datasheet text preview:
NJ88C22
Frequency Synthesiser with resettable counters
DS2439 - 2.2
The NJ88C22 is a synthesiser circuit fabricated on the GPS CMOS process and is capable of achieving high sideband attenuation and low noise performance. It contains a reference oscillator, 11-bit programmable reference divider, digital and sample-and-hold comparators, 10-bit programmable `M' counter, 7-bit programmable `A' counter and the necessary control and latch circuitry for accepting and latching the input data. Data is presented serially under external control from a suitable microprocessor. Although 28 bits of data are initially required to program all counters, subsequent updating can be abbreviated to 17 bits, when only the `A' and `M' counters require changing. The NJ88C22 is intended to be used in conjunction with a two-modulus prescaler such as the SP8715 series to produce a universal binary coded synthesiser for up to 1100MHz operation.
PDA PDB LD FIN VSS VDD OSC IN OSC OUT
1 2 3 4
16 15 14 13
CH RB MC PDA PDB NC ENABLE LD FIN CLOCK VSS DATA VDD NC NC OSC IN CAP 1 2 3 4 5 6 7 8 9 18 17 16 15 NJ88C22 14 13 12 11 10 CH RB MC CAP ENABLE CLOCK DATA NC OSC OUT
NJ88C22
5 6 7 8 12 11 10
9
DG16, DP16 FEATURES s Low Power Consumption
MP18
Fig.1 Pin connections - top view (not to scale)
s s s s
High Performance Sample and Hold Phase Detector Serial Input with Fast Update Feature >20MHz Input Frequency Fast Lock-up Time ABSOLUTE MAXIMUM RATINGS
Supply voltage, VDD2VSS: Input voltage Open drain output, LD pin: All other pins: Storage temperature: 20·75V to 7V 7V VSS20·3V to VDD10·3V 255°C to 1125°C (DP and MP packages) 265°C to 1150°C (DG package)
CAP 17 (15) CH 16 (18)
ORDERING INFORMATION
NJ88C22 MA DG Ceramic DIL Package NJ88C22 MA DP Plastic DIL Package NJ88C22 MA MP Miniature Plastic DIL Package
RB 15 (17) OSC IN OSC OUT 7 (9) 8 (10) LATCH 6 LATCH 7 LATCH 8 10 (12) DATA 12 (14) ENABLE 11 (13) REFERENCE COUNTER (11BITS) 4 ÷2 fr
SAMPLE/HOLD 1 (1) PDA PHASE DETECTOR
`R' REGISTER
fV
FREQUENCY/ PHASE DETECTOR
2 (2) PDB
CLOCK
`M' REGISTER
`A' REGISTER
3 (4) LOCK DETECT (LD) VSS
LATCH 1 LATCH 2 LATCH 3
LATCH 4 LATCH 5
FIN
4 (5)
`M' COUNTER (10 BITS)
`A' COUNTER (7 BITS)
VDD VSS
6 (7) CONTROL LOGIC 5 (6) 14 (16) MODULUS CONTROL OUTPUT (MC)
Fig.2 Block diagram (MP pinout shown in parentheses)
NJ88C22
ELECTRICAL CHARACTERISTICS AT VDD = 5V
Test conditions unless otherwise stated: VDDVSS=5V ±0·5V. Temperature range = 40°C to +85°C DC Characteristics Value Characteristic Min. Supply current Modulus Control Output (MC) High level Low level Lock Detect Output (LD) Low level Open drain pull-up voltage PDB Output High level Low level 3-state leakage current AC Characteristics Value Characteristic Min. FIN and OSC IN input level Max. operating frequency, fFIN and fosc Propagation delay, clock to modulus control MC Programming Inputs Clock high time, tCH Clock low time, tCL Enable set-up time, tES Enable hold time, tEH Data set-up time, tDS Data hold time, tDH Clock rise and fall times High level threshold Low level threshold Hysteresis Phase Detector Digital phase detector propagation delay Gain programming resistor, RB Hold capacitor, CH Programming capacitor, CAP Output resistance, PDA 200 20 30 0·5 0·5 0·2 0·2 0·2 0·2 50 Typ. Max. mV RMS 10MHz AC-coupled sinewave MHz Input squarewave VDD to VSS, 25°C. ns See note 2 Units Conditions Typ. Max. 5·5 1.5 4·6 0·4 0·4 7·0 4·6 0·4 ± 0·1 mA mA V V V V V V µA fosc, fFIN = 10MHz fosc, fFIN = 1MHz ISOURCE = 1mA ISINK = 1mA ISINK = 4mA 0 to 5V square wave Units Conditions
ISOURCE = 5mA ISINK = 5mA
tCH
0·2 VDD20·8 0·8 1·0 500 5 1 1 5
ns k nF nF k
NOTES 1. Data, Clock and Enable inputs are high impedance Schmitt buffers without pull-up resistors; they are therefore not TTL compatible. 2. All counters have outputs directly synchronous with their respective clock rising edges. 3. The finite output resistance of the internal voltage follower and `on' resistance of the sample switch driving this pin will add a finite time constant to the loop. An external 1nF hold capacitor will give a maximum time constant of 5µs. 4. The inputs to the device should be at logic `0' when power is applied if latch-up conditions are to be avoided. This includes the signal/osc. frequency inputs.
2
µs µs µs µs µs µs µs V V V
All timing periods are referenced to the negative transition of the clock waveform
See note 1 See note 1 See note 1
See note 3
NJ88C22
PIN DESCRIPTIONS
Pin no.
DG,DP MP
Name PDA
Description Analog output from the sample and hold phase comparator for use as a `fine' error signal. Voltage increases as fv (the output from the `M' counter) phase lead increases; voltage decreases as fr (the output from the reference counter) phase lead increases. Output is linear over only a narrow phase window, determined by gain (programmed by RB). In a type 2 loop, this pin is at (VDD2VSS)/2 when the system is in lock. Three-state output from the phase/frequency detector for use as a `coarse' error signal. fv. fr or fv leading: positive pulses with respect to the bias point VBIAS fv , fr or fr leading: negative pulses with respect to the bias point VBIAS fv = fr and phase error within PDA window: high impedance. Not connected. An open-drain lock detect output at low level when phase error is within PDA window (in lock); high impedance at all other times. The input to the main counters. It is normally driven from a prescaler, which may be AC-coupled or, when a full logic swing is available, may be DC-coupled. Negative supply (ground). Positive supply (normally 5V) Not connected.
1
1
2
2
PDB
3 4 5 6 7, 8
3 4 5 6 7 8
NC LD FIN VSS VDD NC
9,10 OSC IN/ These pins form an on-chip reference oscillator when a series resonant crystal is connected across OSC OUT them. Capacitors of appropriate value are also required between each end of the crystal and ground to provide the necessary additional phase shift. The addition of a 220 resistor between OSC OUT and the crystal will improve stability. An external reference signal may, alternatively, be applied to OSC IN. This may be a low-level signal, AC-coupled, or if a full logic swing is available it may be DC-coupled. The program range of the reference counter is 3 to 2047 , with the total division ratio being twice the programmed number. 12 NC DATA Not connected. Information on this input is transferred to the internal data latches during the appropriate data read time slot. DATA is high for a `1' and low for a `0'. There are three data words which control the NJ88C22; MSB is first in the order: `A' (7 bits), `M' (10 bits), `R' (11 bits). Data is clocked on the negative transition of the CLOCK waveform. If less than 28 negative clock transitions have been received when the ENABLE line goes low (i.e., only `M' and `A' will have been clocked in), then the `R' counter latch will remain unchanged and only `M' and `A' will be transferred from the input shift register to the counter latches. This will protect the `R' counter from being corrupted by any glitches on the clock line after only `M' and `A' have been loaded If 28 negative transitions have been counted, then the `R' counter will be loaded with the new data. When ENABLE is low, the DATA and CLOCK inputs are disabled internally. As soon as ENABLE is high, the DATA and CLOCK inputs are enabled and data may be clocked into the device. The data is transferred from the input shift register to the counter latches on the negative transition of the ENABLE input and both inputs to the phase detector are synchronised to each other. This pin allows an external capacitor to be connected in parallel with the internal ramp capacitor and allows further programming of the device. (This capacitor is connected from CAP to VSS). Modulus control output for controlling an external dual-modulus prescaler. MC will be low at the beginning of a count cycle and will remain low until the `A' counter completes its cycle. MC then goes high and remains high until the `M' counter completes its cycle, at which point both `A' and `M' counters are reset. This gives a total division ratio of MP1A, where P and P11 represent the dual-modulus prescaler values. The program range of the `A' counter is 0-127 and therefore can control prescalers with a division ratio up to and including 4128/129. The programming range of the `M' counter is 8-1023 and, for correct operation, M>A. Where every possible channel is required, the minimum total division ratio N should be: N>P 22P, where N = MP1A. An external sample and hold phase comparator gain programming resistor should be connected between this pin and VSS. An external hold capacitor should be connected between this pin and VSS.
9 10
11
13
CLOCK
12
14
ENABLE
13 14
15 16
CAP MC
15 16
17 18
RB CH
3
|
|
