|
Details, datasheet, quote on part number:R2010C
| |
| Part: | R2010C |
| Category: | Microcontrollers => 16 bit |
| Description: | High Performance 16bits MCU Integrated One 10/100M Mac Controller - 3.3V Operating Voltage |
| Company: | RDC Semiconductor |
| Datasheet: | Download R2010C datasheet File size : 834 kB |
| Request For quote: | Find where to buy R2010C
|
| |
Datasheet text preview:
R2010C
FAST ETHERNET RISC PROCESSOR
RDC RISC DSP Communication
RDC Semiconductor Co., Ltd http://www.rdc.com.tw TEL: 886-3-666-2866 FAX: 886-3-563-1498
Data Sheet Final Version 1.5 October 27, 2003
1
RDC®
R2010C
RISC DSP Communication
Fast Ethernet RISC Processor
CONTENTS 1. Features .... 7 2. Block Diagram......... 8 3. Pin Description........ 9
3.1 3.2 3.3 3.4 Pin Placement ...... 9 Functional Description....... 10 PIN Capacitance Description...... 16 PIN Pull-up/Pull-down Description....... 18
4. Oscillator Characteristics ...... 20
4.1 4.2 Fundamental Mode ........... 20 Third-Overtone Mode ........ 20
5. Clock Unit ........ 21 6. Execution UNIT ..... 22
6.1 6.2 6.3 6.4 General Registers ............. 22 Segment Registers............ 22 Instruction Pointer and Status Flags Registers... 23 Address Generation .......... 24
7. Peripheral Register List.......... 25
7.1 7.2 7.3 7.4 7.5 Legacy Peripheral Registers (Base Address FF00h) ........ 25 16550 UART Register Definitions (Base Address FF00h) .......... 26 Cache control register (Base Address FEC0h)... 26 SDRAM Control Registers (Base Address FE00h)...... 27 Fast Ethernet MAC Control Registers (Base Address: MAC FE00h) .. 27
8. Peripheral Control Block Registers ..... 29 9. Reset ....... 31
9.1 Power-up Reset.. 31
2
Data Sheet Final Version 1.5 October 27, 2003
RDC®
10.1 10.2 10.3 10.4 10.5
R2010C
RISC DSP Communication
Fast Ethernet RISC Processor
10. Bus Interface UNIT ..... 33
Slow Bus ......... 33 Memory and I/O Interface........ 33 Data Bus.......... 34 Wait States ...... 35 Bus Width ........ 36
11. Chip Select UNIT......... 37
11.1 11.2 11.3 11.4 UCS_n.... 37 LCS_n .... 38 PCSx_n ........... 39 MCS_n ............ 40
12. Refresh Control UNIT .......... 44 13. Interrupt Controller UNIT .......... 45
13.1 13.2 13.3 Interrupt Vector, Type and Priority .......... 46 Interrupt Requests .......... 46 Programming the Registers..... 47
14. DMA UNIT ........... 57
14.1 14.2 14.3 DMA Operation ......... 57 External Requests .......... 63 Serial Port/DMA Transfer......... 65
15. Timer Control UNIT..... 66
15.1 15.2 Timer/Counter Unit Output Mode...... 71 Watchdog Timer ............. 72
16. 16550 UART Serial Port....... 74
16.1 16.2 16.3 16.4 16.5 Receiver Buffer Register and Transmitter Holding Register .... 75 Divisor Latch LS and MS Register.......... 76 Interrupt Enable Register......... 77 Interrupt Identification Register......... 77 FIFO Control Register .... 79
Data Sheet Final Version 1.5 October 27, 2003
3
|
|
