Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:SL324
 
 
Part:SL324
Category:Analog & Mixed-Signal Processing => Amplifiers
Description:Low Power Quad Operational Amplifier
Company:System Logic Semiconductor
Datasheet:Download SL324 datasheet   File size : 57 kB
Request For quote:  Find where to buy SL324
 



Datasheet text preview:
SL324
Low Power Quad Operational Amplifier
The SL324 contains four independent high gain operational amplifiers with internal frequency compensation. The f ur op-amps o operate over a wide voltage range from a single power supply. Also use a split power supply. The device has low power supply current drain, regardless of the power supply voltage. The low power drain also makes the SL324 a good choice for battery operation. When your project calls for a traditional op-amp function, now you can streamline your design with a simple single power supply. Use ordinary +5VDC common to practically any digital system or personal computer application, without requiring an extra 15V power supply just to have the interface electronics you need. The SL324 is a versatile, rugged workhorse with a thousand-andone uses, from amplifying signals from a variety of transducers to dc gain blocks, or any op-amp function. The attached pages offer some recipes that will have your project cooking in no time. · Internally frequency compensated for unity gain · Large DC voltage gain: 100dB · Wide power supply range: 3V ~ 32V (or ±1.5V ~ ±16V) · Input common-mode voltage range includes ground · Large output voltage swing: 0V DC to VCC-1.5V DC · Power drain suitable for battery operation · Low input offset voltage and offset current · Differential input voltage range equal to the power supply voltage
ORDERING INFORMATION SL324N Plastic SL324D SOIC TA = 0° to 70° C for all packages.
LOGIC DIAGRAM
PIN ASSIGNMENT
PIN 4 = VCC PIN 11= GND
SLS
System Logic Semiconductor
SL324
MAXIMUM RATINGS *
Symbol VCC Power Supply Voltages Single Supply Split Supplies VI D R VICR ISC TJ Tstg IIN TL
*
Parameter
Value 32 ±16 ±32 -0.3 to 32 Continuous 150 -55 to +125 50 260
Unit V V V
Input Differential Voltage Range (1) Input Common Mode Voltage Range Output Short Circuit Duration Junction Temperature Plastic Packages Storage Temperature Plastic Packages Input Current, per pin (2) Lead Temperature, 1mm from Case for 10 Seconds
°C °C mA °C
Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. +Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C SOIC Package: : - 7 mW/°C from 65° to 125°C Notes: 1. Split Power Supplies. 2. VIN<-0.3V. This input current will only exist when voltage at any of the input leads is driven negative.
RECOMMENDED OPERATING CONDITIONS
Symbol VCC TA DC Supply Voltage Operating Temperature, All Package Types Parameter Min ±2.5 or 5.0 0 Max ±15 or 30 +70 Unit V °C
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND(VIN or VOUT)VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V C). C Unused outputs must be left open.
SLS
System Logic Semiconductor
SL324
DC ELECTRICAL CHARACTERISTICS(TA=0 to +70°C)
Guaranteed Limit Symbol VIO VIO/T IIO IIO/T II B VICR ICC A VOL VOH VOL CMR PSR CS ISC Isource Isink Parameter Maximum Input Offset Voltage Input Offset Voltage Drift Maximum Input Offset Current Input Offset Current Drift Maximum Input Bias Current Input Common Mode Voltage Range Maximum Power Supply Current Minimum Large Signal Open-Loop Voltage Gain Minimum Output HighLevel Voltage Swing Maximum Output LowLevel Voltage Swing Common Mode Rejection Power Supply Rejection Channel Separation Maximum Output Short Circuit to GND Minimum Output Source Current Minimum Output Sink Current Test Conditions VO=1.4V VCC=5.0-30V;RS=0 VICM=0V to VCC-1.7V RS=0 , VCC=30V VCC=5.0V RS=0 , VCC=30V VCC=5.0V VCC=30V RL=,VCC=30V,V0=0V RL=,VCC=5V,V0=0V VCC=15V, RL2K VCC=30V,RL=2K VCC=30V,RL=10K VCC=5V,RL=10K VCC=30V, RS=10K VCC=30V f=1KHz to 20KHz,VCC=30V VCC=5.0V VIN+=1V, VIN-=0V, VCC=15V, V0=0V VIN+=0V, VIN-=1V, VCC=15V, V0=15V VIN+=0V, VIN-=1V, VCC=15V, V0=0.2V All VINGND or V-Supply (if used) 10 5 12* VCC* 65* 65 -120* 60* 15 26 27 20 0 10 -500 28 3 1.2 V/mV V mV dB dB dB mA mA mA µA V 7.0 150 Min Typ Max 9.0 Unit mV µV/°C nA pA/°C nA V mA
VI D R *=@25°C
Differential Input Voltage Range
SLS
System Logic Semiconductor